Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language
نویسندگان
چکیده
LARD is a hardware description language which uses CSP-like channel communication to describe the behaviour of asynchronous VLSI systems. This communication abstraction makes LARD a much more productive language for this type of modelling than conventional languages such as VHDL. LARD simulations can be useful for debugging, for performance analysis , and for validating the behavioural model against a corresponding gate-level schematic. The latter requires co-simulation if the model is non-deterministic. The LARD toolkit has been implemented in a very flexible fashion and is readily adapted to other tasks.
منابع مشابه
Towards a Framework for the Distributed Simulation of Asynchronous Hardware
Synchronous VLSI design is approaching a critical point, with clock distribution becoming an increasingly costly and complicated issue and power consumption rapidly emerging as a major concern. The last decade has witnessed a resurgence of interest in asynchronous logic which promises to liberate digital design from the inherent problems of synchronous systems. This activity has revealed a need...
متن کاملImplementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...
متن کاملBehavioural Modelling of Asynchronous Systems for Power and Performance Analysis
Conventional hardware description languages do not provide all the facilities required for efficient behavioural modelling of asynchronous systems. This paper presents a new HDL incorporating CSP-like channel communication and other features making it more suitable for this task. A model of a simple microprocessor is used to illustrate how the language and tools can be applied to real design pr...
متن کاملDevelopment of Simulator for Performance Evaluation of Asynchronous Systems
It is possible but not efficient to describe and simulate asynchronous systems with the existing hardware description languages such as VHDL, Verilog, or commercial tools. The reason is that the description becomes too complex, and also the simulation time becomes very long in design space exploration. Therefore, it is necessary to develop a methodology and a supporting tool for efficient model...
متن کاملDesign and Implementation of UART using FIFO for Serial Communication
This paper presents the design and implementation method of a Universal Asynchronous Receiver Transmitter (UART) as a widely used serial communication protocol using Verilog Hardware Descriptional Language (HDL). In order to achieve the needs of latest complex communication system demands, a UART controller has been designed using FIFO (First In First Out) buffer technique for asynchronous seri...
متن کامل